

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/619,912	07/15/2003	Kevin Somervill	200208712-1	7161	
22879 7	590 07/05/2005	EXAMINER			
	ACKARD COMPAN 00, 3404 E. HARMON	BARAN, MARY C			
INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			ART UNIT	PAPER NUMBER	
			2857		

DATE MAILED: 07/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		A	oplication No.		Applicant(s)			
Office Action Summary		10	0/619,912		SOMERVILL ET AL.			
		Ex	caminer		Art Unit			
		Ma	ary Kate B. Baran		2857			
The Period for Rep	MAILING DATE of this communoly	ication appears	s on the cover she	et with the co	orrespondence ad	ldress		
THE MAILI - Extensions of after SIX (6) - If the period - If NO period - Failure to reply recommendations	ENED STATUTORY PERIOD F ING DATE OF THIS COMMUN of time may be available under the provisions MONTHS from the mailing date of this com- for reply specified above is less than thirty (3 for reply is specified above, the maximum st ply within the set or extended period for reply ceived by the Office later than three months a of term adjustment. See 37 CFR 1.704(b).	ICATION. of 37 CFR 1.136(a). nunication. 0) days, a reply with atutory period will ap will, by statute, caus	. In no event, however, m in the statutory minimum oply and will expire SIX (6) se the application to become	nay a reply be time of thirty (30) days) MONTHS from t me ABANDONED	ely filed will be considered timel he mailing date of this co (35 U.S.C. § 133).			
Status								
2a)⊠ This 3)⊡ Sinc	oonsive to communication(s) file action is FINAL. e this application is in condition ed in accordance with the pract	2b)⊡ This act for allowance	tion is non-final.	·		e merits is		
Disposition of	f Claims							
4)⊠ Clair 4a) C 5)∏ Clair 6)⊠ Clair 7)∏ Clair	 ✓ Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ✓ Claim(s) is/are allowed. ✓ Claim(s) 1-23 is/are rejected. 							
Application P	apers							
10)⊠ The o Appli Repli	specification is objected to by the drawing(s) filed on 15 July 2003 cant may not request that any objected to declaration is objected to	is/are: a) a ction to the draw the correction	wing(s) be held in at is required if the dra	peyance. See awing(s) is obj	37 CFR 1.85(a). ected to. See 37 C			
Priority under	r 35 U.S.C. § 119	•						
a)	Certified copies of the priority	documents had documents had of the priority onal Bureau (P	ave been received ave been received documents have t PCT Rule 17.2(a)).	I. I in Application been receive	on No d in this National	l Stage		
	eferences Cited (PTO-892)			view Summary				
3) Information	raftsperson's Patent Drawing Review (i Disclosure Statement(s) (PTO-1449 o)/Mail Date	•			te atent Application (PT	O-152)		

Art Unit: 2857

DETAILED ACTION

Page 2

Response to Amendment

1. The action is responsive to the Amendment filed on 21 April 2005. Claims 1-23 are pending. Claims 1, 2, 3-6, 9-12, 19-21 and 23 have been amended.

2. The amendments filed 21 April 2005 are sufficient to overcome the prior objections to the specification.

Drawings

3. This application has been filed with informal drawings, which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

Claim Objections

- 4. Claim 3 is objected to because of the following informalities: page 3 claim 3 line
- 2, "connectivity over between" should be connectivity between –. Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2857

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3, 6, 8-10, 15-17, 19-21 and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Nejedlo et al. (U.S. PG-Pub No. 2004/0117709) (hereinafter Nejedlo).

Referring to claim 1, Nejedlo teaches a method of testing an electronic device (see Nejedlo, page 2 [0021]), said method comprising: transferring a test pattern (see Nejedlo, page 3 [0028] column 2 lines 1-7) between a first data controller (see Nejedlo, Figure 2 and page 3 [0028]) coupled to a first external data interface of said electronic device (see Nejedlo, page 3 [0025]-[0026]) and a second data controller (see Nejedlo, Figure 2 and page 3 [0028]) coupled to a second external data interface of said electronic device (see Nejedlo, page 3 [0025]-[0026]) via an element external to said device (see Nejedlo, page 3 [0026]) and coupling said first and second external data interfaces (see Nejedlo, pages 1-2 [0016]).; receiving said test pattern at a node in said electronic device (see Nejedlo, page 4 [0033]); and examining said test pattern (see Nejedlo, page 4 [0038]).

Referring to claim 2, Nejedlo teaches transferring said test pattern between said first data controller and a third data controller coupled to a third external data interface via an element coupled between said first external data interface and said third external data interface (see Nejedlo, page 3 [0028]).

Art Unit: 2857

Referring to claim 3, Nejedlo teaches that said test pattern tests electrical connectivity between said first data controller and said second data controller (see Nejedlo, page 1 [0015]).

Referring to claim 6, Nejedlo teaches transferring said test pattern over external data interfaces comprising, a PCI interface (see Nejedlo, page 2 [0019]) and a memory interface (see Nejedlo, page 2 [0017]).

Referring to claim 8, Nejedlo teaches establishing a drive mode for said first data controller (see Nejedlo, page 4 [0033]); and establishing a receive mode for said second data controller (see Nejedlo, page [0034]).

Referring to claim 9, Nejedlo teaches an apparatus for testing an electronic device, said apparatus comprising: a first element that is operable to be inserted into a first external data interface (see Nejedlo, Figure 1A) coupled to a first data path of the electronic device (see Nejedlo, page 2-3 [0023]); a second element that is operable to be inserted into a second external data interface coupled to a second data path of the electronic device (see Nejedlo, Figure 1A), wherein said first sand second external data interfaces are not typically connected together externally during operation of the electronic devices (see Nejedlo, page 2-3 [0023]); and a third element coupled between said first element and said second element to allow an electrical coupling of the first

11/00/18/01 Nambor: 10/010,0

Art Unit: 2857

external data interface to the second external data interface, wherein said electrical coupling allows the formation of a test data path including the first and second data paths (see Nejedlo, Figure 2).

Referring to claim 10, Nejedlo teaches a fourth element that is operable to be inserted into a third external data interface coupled to a third data path of the electronic device (see Nejedlo, Figure 1A); and wherein said third element is further coupled between said first element and said fourth element to allow an electrical coupling of the first external data interface to the third external data interface, wherein said electrical coupling of the first external data interface to the third external data interface allows the formation of a test data path including the first and third data paths (see Nejedlo, pages 1-2 [0016]).

Referring to claim 15, Nejedlo teaches that said second element is adapted to be inserted into a memory slot (see Nejedlo, pages 2-3 [0023]).

Referring to claim 16, Nejedlo teaches that said second element is adapted to be inserted into a disk drive slot (see Nejedlo, pages 1-2 [0016]).

Referring to claim 17, Nejedlo teaches that said electrical coupling further allows an electrical connectivity test (see Nejedlo, page 1 [0015]).

Art Unit: 2857

Referring to claim 19, Nejedlo teaches a computer readable medium having stored therein instructions that when executed on a processor implement a method of testing an electronic device (see Nejedlo, page 2 [0021]), said method comprising: issuing a command to a first data controller to transfer a test pattern from said first data controller to a first external data interface coupled thereto (see Nejedlo, page 3 [0028]); and issuing a command to a second data controller to receive said test pattern from a second external data interface that is electrically coupled between said first external data interface and said second data controller (see Nejedlo, page 4 [0037]); and receiving said test pattern at said second data controller (see Nejedlo, page 4 [0037]).

Referring to claim 20, Nejedlo teaches issuing a command to a third data controller to receive said test pattern from a third external data interface that is electrically coupled between said third data controller and said first external data interface (see Nejedlo, page 3 [0028]).

Referring to claim 21, Nejedlo teaches that said method further comprises determining that a data path exists from said first data controller to said second data controller through a path including said first and second external data interfaces (see Nejedlo, page 3 [0028]).

Art Unit: 2857

Referring to claim 23, Nejedlo teaches that said method further comprises performing an electrical connectivity test of a data path comprising said first external data interface and said second external data interface (see Nejedlo, page 1 [0015]).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4, 5, 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nejedlo et al. (U.S. PG-Pub No. 2004/0117709) (hereinafter Nejedlo) in view of Marchevsky (U.S. Patent No. 6,572,384).

Referring to claims 4 and 5, Nejedlo teaches all the features of the claimed invention except transferring said test pattern over external data interfaces having the same or different form factors.

Marchevsky teaches transferring said test pattern over external data interfaces having the same or different form factors (see Marchevsky, column 6 lines 33-47).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Marchevsky because interfaces with multiple and varied form factors are common in various devices under test and would have allowed the skilled artisan to use the testing method on various electronic devices.

Referring to claims 11 and 12, Nejedlo teaches all the features of the claimed invention except that said first element and said second element are adapted to be inserted to external data interfaces having the same or different form factors.

Marchevsky teaches that said first element and said second element are adapted to be inserted to external data interfaces having the same or different form factors (see Marchevsky, column 6 lines 33-47).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Marchevsky because interfaces with multiple and varied form factors are common in various devices under test and would have allowed the skilled artisan to use the testing method on various electronic devices.

7. Claims 7, 18 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nejedlo et al. (U.S. PG-Pub No. 2004/0117709) (hereinafter Nejedlo) in view of Rajski et al. (U.S. Patent No. 5,991,898) (hereinafter Rajski).

Referring to claim 7, Nejedlo teaches all the features of the claimed invention except that said first and second data controllers are both tested using a single scan chain.

Rajski teaches that said first and second data controllers are both tested using a single scan chain (see Rajski, column 11 lines 13-15).

Art Unit: 2857

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Rajski because using a single scan chain would have allowed the skilled artisan to generate the test pattern from the pre-computed compressed pattern (see Rajski, column 11 lines 31-35).

Referring to claim 18, Nejedlo teaches all the features of the claimed invention except that said electrical coupling further allows multiple data controllers to be tested using a single scan chain.

Rajski teaches that said electrical coupling further allows multiple data controllers to be tested using a single scan chain (see Rajski, column 11 lines 13-15).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Rajski because using a single scan chain would have allowed the skilled artisan to generate the test pattern from the pre-computed compressed pattern (see Rajski, column 11 lines 31-35).

Referring to claim 22, Nejedlo teaches all the features of the claimed invention except that said method further comprises testing a plurality of data controllers using a single scan chain.

Rajski teaches that said method further comprises testing a plurality of data controllers using a single scan chain (see Rajski, column 11 lines 13-15).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Rajski because using a

single scan chain would have allowed the skilled artisan to generate the test pattern from the pre-computed compressed pattern (see Rajski, column 11 lines 31-35).

8. Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nejedlo et al. (U.S. PG-Pub No. 2004/0117709) (hereinafter Nejedlo) in view of Allen et al. (U.S. Patent No. 6,237,048) (hereinafter Allen).

Referring to claims 13 and 14, Nejedlo teaches all the features of the claimed invention except that said first element comprises a plug-in jumper card adapted to be inserted into a PCI card slot.

Allen teaches that said first element comprises a plug-in jumper card adapted to be inserted into a PCI card slot (see Allen, column 3 lines 56-63).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Nejedlo to include the teachings of Allen because using plug-in jumper cards would have allowed the skilled artisan to enable, disable or select the various signal lines connecting the card to the interface (see Allen, column 3 liens 9-14)

Response to Arguments

9. Applicant's arguments filed 21 April 2005 have been fully considered but they are not persuasive.

Applicant argues that Nejedlo does not teach "transferring a test pattern between a first data controller coupled to a first external data interface of said electronic device and a second data controller coupled to a second external data interface of said

Application/Control Number: 10/619,912 Page 11

Art Unit: 2857

electronic device via an element external to said device and coupling said first and second external data interfaces." However, Applicant's arguments are not well taken. Neiedlo teaches a global controller, which includes a user interface allowing the user to transfer pattern data (see Nejedlo, page 3 [0028] column 2 lines 1-7). The global controller is connected to a plurality of local controllers (i.e. first and second data controllers) (see Nejedlo, Figure 2 and page 3 [0028]), and these local controllers are further connected to various external circuit elements (see Nejedlo, page 3 [0026]) of an electronic device (see Nejedlo, page 3 [0025]-[0026]). The circuit elements include a memory interface (see Nejedlo, page 2 [0017] and a PCI interface (see Nejedlo, page 2 [0019]), and both the memory interface and PCI interface are connected to each other (see Nejedlo, pages 1-2 [0016]). Therefore, Nejedlo teaches transferring a test pattern (see Nejedlo, page 3 [0028] column 2 lines 1-7) between a first data controller (see Nejedlo, Figure 2 and page 3 [0028]) coupled to a first external data interface of said electronic device (see Nejedlo, page 3 [0025]-[0026]) and a second data controller (see Nejedlo, Figure 2 and page 3 [0028]) coupled to a second external data interface of said electronic device (see Nejedlo, page 3 [0025]-[0026]) via an element external to said device (see Nejedlo, page 3 [0026]) and coupling said first and second external data interfaces (see Nejedlo, pages 1-2 [0016]).

Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2857

Page 12

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary Kate B. Baran whose telephone number is (571) 272-2211. The examiner can normally be reached on Monday - Friday from 9:00 am to 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc S. Hoff can be reached on (571) 272-2216. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2857

Page 13

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

28 June 2005

Carol S. W. Tsai Caldwly